TopicMailing ListsActivityParticipants
12 commits
pg_test_timing: Show additional TSC clock source debug info
master19beta1REL_19_STABLE19beta1
instrumentation: Avoid CPUID 0x15/0x16 for Hypervisor TSC frequency
master19beta1REL_19_STABLE19beta1
pg_test_timing: Also test RDTSC[P] timing, report time source, TSC frequency
master19beta1REL_19_STABLE19beta1
Allow retrieving x86 TSC frequency/flags from CPUID
master19beta1REL_19_STABLE19beta1
instrumentation: Use Time-Stamp Counter on x86-64 to lower overhead
master19beta1REL_19_STABLE19beta1
+7 more
PG20-1Needs review
Patch#5622
TagsPerformance
CICI score: 10/10
Reduce timing overhead of EXPLAIN ANALYZE using rdtsc?
Reduce timing overhead of EXPLAIN ANALYZE using rdtsc?
hackers
171 replies
May 16, 15:53
Lukas FittlAndres FreundDavid GeierJohn NaylorTom Lane+17
comitters
0 replies
Jun 09, 2020
Andres Freund
comitters
0 replies
Jun 09, 2020
Andres Freund
comitters
0 replies
Jun 09, 2020
Andres Freund
comitters
0 replies
Jun 09, 2020
Andres Freund
comitters
0 replies
Jun 09, 2020
Andres Freund
comitters
0 replies
Jun 09, 2020
Andres Freund
comitters
0 replies
Jun 09, 2020
Andres Freund
1 commit
Remove SpinLockFree() and S_LOCK_FREE().
master19beta1REL_19_STABLE19beta1
Remove SpinLockFree() / S_LOCK_FREE()?
Remove SpinLockFree() / S_LOCK_FREE()?
hackers
1 reply
Jun 08, 2020
Andres FreundTom Lane